Please contact your Administrator to change your authorization settings.
50213BR
USA - California - Mountain View/Sunnyvale
Job Description and Requirements
Our Silicon IP business is all about integrating more capabilities into an SoC-faster. We offer the world's broadest portfolio of silicon IP-predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.
At Synopsys, we're at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we're powering it all with the world's most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Senior RTL Design Engineer
Synopsys is seeking a talented RTL Design Engineer and an expert in microarchitecture, RTL development for our next-generation ARC-V processor IP. Synopsys ARC-V processors IP is based on the open-source standard RISC-V instruction set architecture. The ideal candidate is experienced in the microprocessor development process, resolution of critical problems, and has a consistent track record of delivering timely and high-quality products. Cutting edge experience in IP architecture and design, utilizing the latest process technologies, is preferred.
Responsibilities
- Working closely with architects to develop micro-architecture and hardware specifications for the design blocks for ARC-V processor IP.
- Developing RTL code for the design blocks with PPA considerations
- Carrying out Linting, CDC, RDC, Synthesis and Timing Analysis of design blocks
- Work closely with verification team to review test plans and setting the sign-off criteria for the design and verification activities
- Interact and collaborate with various stake holders in the project (in areas related to Verification, SW, DFT, Physical design, Prototyping.. etc)
Qualifications / Skills Desired
- Bachelors of Science in Computer, Electrical Engineering or similar
- 5+ years experience in ASIC digital design domain
- Or Master of Science in Computer, Electrical Engineering or similar
- 3+ years experience in ASIC digital design domain
- Team oriented person with clear verbal and written communication
- Exposure to CPU/processor architectures; RISC-V experience highly desirable
- Knowledge of design techniques for high performance and low power
- Must have strong digital design fundamentals
- Hands-on expertise with Verilog, System Verilog
- Hands-on expertise with debugging failed scenarios using DVE/Verdi
- Hands-on expertise with Spyglass, Design Compiler, TCM/Fishtail
- Experience in developing scripts using Perl, Python, Javascript or similar languages
- Hands-on expertise debugging CPU designs is highly desirable
- Excellent debug and problem solving skills
- Experience with git or other revision control environments
- Exposure to automotive safety (ASIL) standards is an advantage
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Job Category
Engineering
Country
United States
Job Subcategory
ASIC Digital Design
Hire Type
Employee
Base Salary Range
$122,000-$188,000
Synopsys maintains a workplace where all personnel, customers, and vendors are treated with dignity, fairness, and respect. We maintain worldwide policies in our Work Rules Policy, which is applicable to all employees in furtherance of these principles. We pride ourselves on providing a healthy and productive work environment that is free from discrimination and harassment based on race, color, religion, gender, gender identity, sexual orientation, marital status, veteran status, age, national origin, citizenship, ancestry, physical or mental disability, pregnancy, medical condition, and any other characteristic protected by law. For applicants and employees with disabilities, we also make reasonable accommodations consistent with applicable laws and regulations. We are each expected to do our part to create a healthy and productive work environment for everyone. This includes bringing issues to management’s attention when you believe certain conditions are distracting from a good work environment. Our Work Rules Policy also allows you to raise concerns with other Synopsys managers. If employees are still unable to resolve their concerns, their disputes may be resolved through our Internal Issue Resolution Process Policy. In addition, all managers and employees in positions of authority have a special obligation to maintain and support a healthy and productive work environment.